

# Self-Tuning Sensorless Digital Current-Mode Controller with Accurate Current Sharing for Multi-Phase DC-DC Converters

Zdravko Lukić, S M Ahsanuzzaman, and Aleksandar Prodić  
 Laboratory for Power Management and Integrated SMPS,  
 ECE Department  
 University of Toronto, 10 King's College Road  
 Toronto, ON, M5S 3G4, CANADA  
 E-mail: prodic@ele.utoronto.ca

Zhenyu Zhao  
 Exar Corporation  
 1505-180 Dundas West Street  
 Toronto, ON M5G 1Z8, CANADA

**Abstract** – A sensorless multi-phase average current-program mode controller with an accurate self-tuning current estimator is introduced. Based on the values of the duty ratio, and the input and output voltages, the estimator calculates the average inductor current of each phase in a multi-phase dc-dc converter. The averaged values are calculated over one switching cycle. The estimator employs a phase-by-phase self calibration scheme. During the calibration, regulators of all currents but one are “frozen” and a small load step is intentionally introduced, by a test current sink. Based on the response, the parameters of the active phase are automatically adjusted such that accurate estimation and equal current sharing are achieved. Experiments with a 12 V-to-1.5 V, 60 W, 500 kHz, two-phase buck converter verify that the controller ensures fast estimation and, at the full load, a current sharing error of less than 5%.

## I. INTRODUCTION

Multi-phase dc-dc switch-mode power supplies (SMPS) [1-4] are common in modern electronic devices such as personal computers, servers, telecommunication equipment, and consumer electronics. Compared to traditional single phase topologies, these parallel structures show several advantages. These include better heat distribution, faster dynamic response, smaller voltage and current ripple, all of which result in a significant reduction of the overall size of the power supply.

One of the main challenges in the full utilization of the multi-phase converter topologies advantages is to ensure desired current sharing [4-13] between the phases. Even if all phases are comprised of the same components, mismatches in their actual values can result in serious problems. Some of the phases could take significantly larger currents than others and result in current-stress related system failures [3], [14].

To eliminate the current sharing problem, analog current sensing circuits are commonly employed [15-17]. They often require costly implementations, which, in some cases, can outweigh the advantages of multi-phase operation. In addition, the analog sensing solutions are sensitive to external influences such as temperature and aging and are not suitable for integration with emerging digital systems that show superior performance and flexibility.

The controller architecture proposed in this paper provides a solution for equal or non-uniform current sharing in multi-

phase topologies and is well suited for integration in digital systems.

## II. SYSTEM OPERATION

As shown in Fig.1, the new system is fully-digital, except for the analog-to-digital converters (ADC). It comprises of a multi-phase current estimator that calculates the current of each phase and a multi-phase average current-programmed mode controller, which regulates the output voltage indirectly, by generating the references for the phase currents.

The controller operates as follows: Based on the error between the output voltage and its reference,  $e[n]$ , a PID compensator creates  $i_{tot}[n]$ , a digital value proportional to the total current of all phases, i.e. to the load current. The  $i_{tot}[n]$  is then passed to *Current Sharing Logic* that sets digital references for the currents of all  $N$  phases,  $i_{ref1}[n]$  to  $i_{refN}[n]$ . Depending on the converter topology, the references can be set to be the same, for equal current sharing, or they can have different values allowing regulation of converters with non-uniform sharing [4], [13]. The block labeled *Multi-Phase*




Fig. 1. A self-tuning sensorless digital current-mode controller regulating the operation of a multi-phase buck converter

This work of Laboratory for Low-Power Management and Integrated SMPS is sponsored by Exar Corporation, Fremont, CA, USA.

*Current Compensator* compares estimated currents with their references, and, accordingly, creates control signals for a multi-phase digital pulse-width modulator (DPWM) [18].

To calculate averaged inductor current over one switching cycle, the auto-tuning multi-phase estimator uses information about input and output voltage values as well as that of the duty ratio. The tuning of the estimator is performed using a phase-by-phase self-calibration procedure. During steady-state, the current references for all phases but one, which is under calibration, are “frozen”. Then, a small and known load current step is introduced, by a current sink, and the response of the active phase is observed. By comparing the estimated current step in that phase and the expected one, this self-tuning estimator adjusts its own parameters, to match the values of the currents.

### III. ESTIMATOR

The multi-phase current estimator operates on the same principle as the fully-digital system described in [19]. The main difference is that the previous solution is designed for single-phase converters only and, in its original form, is not suitable for the multi-phase operation.

To describe the system, first, operation of the single phase system is briefly reviewed. Then, the new multi-phase estimator solution is presented.

As shown in Fig.2, the single-phase system of [19] is a digital equivalent of the well-known analog *RC* current estimator [20]. The analog *RC* filter, which provides voltage proportional to the inductor current:

$$V_{sense1}(s) = I_{L1}(s) \cdot R_{L1} \cdot \frac{1+s \cdot \frac{L_1}{R_{L1}}}{1+s \cdot R_{f1} C_{f1}} = I_{L1}(s) \cdot R_{L1} \cdot \frac{1+s \cdot \tau_{L1}}{1+s \cdot \tau_{f1}}, \quad (1)$$

where  $L_1$  and  $R_{L1}$  are the inductance and its equivalent series resistance, respectively, and  $R_{f1}$  and  $C_{f1}$  are the filter components. When the filter parameters are selected such that  $\tau_{f1} = R_{f1} \cdot C_{f1} = L_1/R_{L1} = \tau_{L1}$ , i.e. the time constants of the filter and that of the power stage inductor are the same, the capacitor voltage becomes a scaled and undistorted version of the inductor current.

The conventional *RC*-based analog estimators often




Fig. 2. An analog *RC* filter used for inductor current estimation is replaced by a digital IIR filter equivalent




Fig. 3. Current sink circuit used for calibration of the multi-phase current estimator in the controller architecture

introduce a significant error [21]. This problem is a result of a mismatch in time constants, caused by variations of filter and converter parameters, which are affected by external influences and change with operating conditions. The replacement of the analog components with a self-tunable digital equivalent [19] allows on-line compensation for the time constant variations. The digital filter calibration is done with the help of a current sink. It introduces a small and known load step that is compared to the estimator response and, based on the difference, tuning is performed, such that the time constants are equal.

#### A. Multi-phase digital current estimator

The calibration process used in single phase topologies [19] cannot be directly applied for multi-phase systems. While in the single-phase case, the load step introduced by the current sink must be equal to the inductor current, in multi-phase systems, it is not the case. From Figs. 3 and 4 it can be seen that the current step can be shared between the phases in many different ways, depending on the mismatch in power stage component values.

To solve this problem, a multi-phase average current-program mode controller is used and a phase-by-phase calibration process, based on “freezing” all phases but one, described in the previous section, is implemented. As a result only the current in the active phase increases and the increment




Fig.4. Simulation result of the calibration step applied to a two-phase buck converter regulated by a voltage mode controller

is equal to that of the test current sink, as shown in Fig.5.

#### IV. MULTI-PHASE CURRENT LOOP COMPENSATOR

The multi-phase current loop compensator of Fig.1 regulates currents of all phases. Based on the reference and estimated current values, as well as on the input voltage, it calculates separate duty ratio control signals for each of the phases. For an  $N$ -phase converter, the compensator consists of  $N$  single phase structures as shown in Fig.6.

To calculate the duty-ratio control signal  $d[n]$  such that the estimated phase current follows the reference  $i_{ref}[n]$ , the phase compensator applies a dead-beat algorithm [22],[23]. The compensator operation can be described by looking at Fig. 7 showing inductor current and its reference when a change in the reference has occurred. In order to compensate for the error, labeled with the shadowed area, the duty-cycle  $d[n+1]$  is changed. The change  $\Delta d$  is selected such that the average value of the inductor current in the next switching cycle is equal to the reference. The shadowed area, and corresponding change in




Fig. 6. The block diagram of multi-phase current loop compensator




Fig.5. Simulation result of the calibration step applied to a two-phase buck converter with a “frozen” current reference for the second phase

the duty ratio, for a buck topology, can be calculated as follows:

$$A = \frac{V_{in}}{L} \cdot \Delta d \cdot T_{sw} \cdot (1 - d[n] - \Delta d) \cdot T_{sw} + \frac{1}{2} \cdot \frac{V_{in}}{L} \cdot (\Delta d \cdot T_{sw})^2, \quad (2)$$

where  $V_{in}$  and  $V_{out}$  are the input and output voltages of the converter,  $L$  is the inductance of the power stage, and the switching period is  $T_{sw} = 1/f_{sw}$ . For a limited bandwidth of the voltage loop, i.e. for small  $\Delta d$  and  $\Delta i_{ref}$ , the shadowed area  $A$  can be approximated as:

$$A = \frac{V_{in}}{L} \cdot \Delta d \cdot T_{sw} \cdot (1 - d[n]) \cdot T_{sw}. \quad (3)$$




Fig. 7. Inductor current waveform during two consecutive switching cycles

From Fig.7, it can be seen that the increment in the current value resulting in the dead beat operation is

$$\Delta i = \frac{A}{T_{sw}} = \frac{V_{in}}{L} \cdot \Delta d \cdot T_{sw} \cdot (1 - d[n]). \quad (4)$$

Based on (3) and (4), the new duty ratio  $d[n+1]$  can be calculated as:

$$d[n+1] = d[n] + \Delta d = d[n] + \frac{i_{ref}[n] - i_{est}[n]}{V_{in}} \cdot L \cdot f_{sw} \cdot (1 - d[n]). \quad (5)$$

## V. EXPERIMENTAL SYSTEMS AND RESULTS

To verify functionality, 12V-to-1.5V, 60 W, two dual-phase prototypes were built, based on the diagram of Fig.1. The first prototype was designed to provide equal current sharing of 20 A per phase. The second prototype utilizes non-uniform current distribution (27 A and 13A) optimizing light-to-medium load efficiency [4,13]. All digital parts of the controller were implemented with an FPGA board. The input and output voltages are measured with ADCs sampling at  $f_{sw}$  and  $1/8 f_{sw}$ , respectively. To display digital signals of the multi-phase estimator, its outputs are sent to digital-to-analog converters.

The functionality of the controller for the both topologies was tested first and the accuracy of the estimation was assessed. Then, the load transient response of the system was observed.

### A. Calibration of Multi-phase Current Estimator and Equal Current Sharing

Figure 8 shows operation of the system designed for equal current sharing for two consecutive 30 A load transients and the calibration procedure with a 2 A test current sink. Initially the multi-phase current estimator is not calibrated, and a significant discrepancy between the phase currents occurs. Then, in between the 30 A transients the previously described phase-by-phase calibration procedure, involving the current




Fig.8. The system operation – Ch1: Output converter voltage (500mV/div); Ch2: estimated inductor current  $i_{est1}[n]$  – 10 A/V; Ch3 and Ch4: measured inductor currents  $i_{L1}(t)$  and  $i_{L2}(t)$  – 10 A/V; D0-D1- load step command and sink enable. Time scale is 500 $\mu$ s/div.




Fig.9. The two-phase calibration procedure – Ch1: Output converter voltage (200mV/div); Ch2: estimated inductor current  $i_{est1}[n]$  – 10 A/V; Ch3 and Ch4: measured inductor currents  $i_{L1}(t)$  and  $i_{L2}(t)$  – 10 A/V; D0-D1- load step command and sink enable. Time scale is 200 $\mu$ s/div.

sink, is applied. It can be seen that the calibration significantly reduces the estimation errors, and consequently, significantly improves the accuracy of the current sharing. Fig.9 shows a magnified view of the calibration procedure. It can be seen that, during the calibration, the current of one phase is “frozen” and only the active phase, which is under calibration, reacts to the disturbance caused by the test sink. After the load steps, introduced by the test sink, the gain and time constant of the filters are calibrated to the correct value.

### B. Non-uniform Current Sharing

To obtain non-equal current sharing of 21 A and 7.5 A, the controller of Fig.1 is programmed such that the  $i_{tot}[n]$  is divided between two phases as  $i_{ref1}[n]=2/3 \cdot i_{tot}[n]$  and  $i_{ref2}[n]=1/3 \cdot i_{tot}[n]$ .

As shown in Fig 10, for such a setting, the inductor current




Fig.10. Non-uniform current sharing scheme – Ch1: Output converter voltage (200mV/div); Ch2: estimated inductor current  $i_{est1}[n]$  – 10 A/V; Ch3 and Ch4: measured inductor currents  $i_{L1}(t)$  and  $i_{L2}(t)$  – 10 A/V; D0 – load step command. Time scale is 200 $\mu$ s/div.

of the  $i_{L1}(t)$  becomes twice as large as  $i_{L2}(t)$  and this ratio is maintained throughout the load transients.

### C. Accuracy of Current Sharing

For both experimental setups, test current steps of a 10% of the maximum phase currents were used. For such steps, an error smaller than 5% in current sharing is observed. It should be noted that by selecting a larger test steps the estimation error can be further reduced.

### D. Load Transient Response

The response of the controller to a load step of 30A with the calibrated current estimator is shown in Fig.11. It can be seen that the system reaches steady state in less than 25  $\mu$ s, which for the given switching frequency, is comparable to analog solutions. The figure also shows a good matching between measured current  $i_{L1}(t)$  and its estimate  $i_{est1}[n]$ .




Fig.11. The load transient response between 6A and 36A – Ch1: Output converter voltage (200mV/div); Ch2: estimated inductor current  $i_{est1}[n]$  – 10 A/V; Ch3 and Ch4: measured inductor currents  $i_{L1}(t)$  and  $i_{L2}(t)$  – 10 A/V; D0 – load step command. Time scale is

## VI. CONCLUSION

A sensorless multi-phase digital current-mode controller with a self-tuning estimator is introduced. The estimator is a digital equivalent of the well-known analog RC based solution. To minimize the estimation errors, due to parameter uncertainties, and provide equal current sharing, the system uses a known test load step and employs a phase-by-phase calibration procedure, where all phases but one, are frozen during a brief test step action. The effectiveness of the system was demonstrated on multi-phase experimental prototypes with uniform and non-uniform current sharing. It was shown that, for a load step rated at 10% of the phase current an error in current sharing smaller than 5% can be achieved.

## REFERENCES

[1] Jung-Won Kim, Hang-Seok Choi, and Bo Hyung Cho, "A novel droop method for converter parallel operation," *IEEE Trans. Power Electron.*, vol. 17, pp. 25 – 32, Jan 2002.

[2] V. J. Thottuvelli and G. C. Verghese, "Analysis and control design of paralleled DC/DC converters with current sharing," in *Proc. IEEE Applied Power Electronics Conf.*, Feb. 1997, pp. 638 – 646.

[3] Shiguo Luo, Zhihong Ye, Ray-Lee Lin and F.C. Lee, "A classification and evaluation of paralleling methods for power supply modules," in *Proc. IEEE Power Electronics Specialist Conf.*, Jun. 1999, vol. 2, pp. 901 – 908.

[4] Jaber A. Abu Qahouq, Lilly Huang, Doug Huard and Allan Hallberg, "Novel Current Sharing Schemes for Multiphase Converters with Digital Controller Implementation," in *Proc. IEEE Applied Power Electronics Conf.*, Feb. 2007, pp. 148 – 156.

[5] B. Tomescu, H.F. Vanlandingham, "Improved large-signal performance of paralleled DC-DC converters current sharing," *IEEE Trans. Power Electron.*, vol. 14, pp. 573 – 577, May 1999.

[6] Peng Li, B. Lehman, "A design method for paralleling current mode controlled DC-DC converters," *IEEE Trans. Power Electron.*, vol. 19, pp. 748 – 756, May 2004.

[7] J. Abu-Qahouq, Mao Hong, I. Batarseh, "Multiphase voltage-mode hysteretic controlled DC-DC converter with novel current sharing," *IEEE Trans. Power Electron.*, vol. 19, pp. 1397 – 1407, Nov 2004.

[8] Mao Hong, Liangbin Yao, Caisheng Wang, I. Batarseh, "Analysis of Inductor Current Sharing in Nonisolated and Isolated Multiphase dc-dc Converters," *IEEE Trans. Power Electron.*, vol. 54, pp. 3379 – 3388, Dec 2007.

[9] V. Choudhary, E. Ledezma, R. Ayyanar, R.M. Button, "Fault Tolerant Circuit Topology and Control Method for Input-Series and Output-Parallel Modular DC-DC Converters," *IEEE Trans. Power Electron.*, vol. 23, pp. 402 – 411, Jan 2008.

[10] Guo Guoyong; Shi Bingxue, "Design of multi-phase DC-DC converter with averaged current sharing control," in *Proc. 5th International Conf. on ASIC*, 2003, pp. 522 – 525.

[11] F. Musavi, K. Al-Haddad, H.Y. Kanaan, "A novel large signal modeling and dynamic analysis of paralleled DC converters with automatic load sharing control," in *Proc. IEEE International Conf. on Industrial Electron.*, 2004.

[12] Y. Zhang, R. Zane, D. Maksimović, "Current Sharing in Digitally Controlled Masterless Multi-phase DC-DC Converters," in *Proc. IEEE Power Electronics Specialist Conf.*, Jun. 2005, pp. 2722 – 2728.

[13] Z. Lukić, Z. Zhao, A. Prodić, "Digital Controller for Multi-Phase DC-DC Converters with Logarithmic Current Sharing," in *Proc. IEEE Power Electronics Specialist Conf.*, Jun. 2007, pp. 119 – 123.

[14] H. Peng and D. Maksimović, "Overload protection in digitally controlled DC-DC converters," in *Proc. IEEE Power Electronics Specialist Conf.*, Jun. 2006, pp. 1 – 6.

[15] H. Forghani-zadeh and G. Rincón-Mora, "Current sensing techniques for DC-DC converters," in *Proc. IEEE MWSCAS*, Aug. 2002, pp. 577 – 580.

[16] J. Chen, J. Su, H. Lin, C. Chang, Y. Lee, T. Chen, H.Wang, K. Chang, and P. Lin, "Integrated current sensing circuits suitable for step-down DC-DC converters," *IEEE Electron. Letters*, pp. 200–201, Feb. 2004.

[17] C. Lee and P. Mok, "A monolithic current-mode CMOS DC-DC converter with on-chip current-sensing technique," *IEEE Journal of Solid-State Circuits*, vol. 39, no. 1, pp. 3–14, Jan. 2004.

[18] Z. Lukić, C. Blake, S. C. Huerta, A. Prodić, "Universal and Fault-Tolerant Multiphase Digital PWM Controller IC for High-Frequency DC-DC Converters," in *Proc. IEEE Applied Power Electronics Conf.*, Feb. 2007, pp.42 – 47.

[19] Z. Lukić, Z. Zhao, S M Ahsanuzzaman, A. Prodić, "Self-tuning digital current estimator for low-power switching converters," in *Proc. IEEE Applied Power Electronics Conf.*, 2008., pp. 529 - 534

[20] E. Dallago, M.Passoni, and G. Sassone, "Lossless current sensing in low-voltage high-current DC/DC modular supplies," *IEEE Trans. Ind. Electron.*, vol. 47, pp. 1249 – 1252, Dec. 2000.

[21] L. Hua and S. Luo, "Design considerations of time constant mismatch problem for inductor DCR current sensing method," in *Proc. IEEE Applied Power Electronics Conf.*, 2006, pp.1368 – 1374.

[22] S. Bibian, Hua Jin, "High performance predictive dead-beat digital controller for DC power supplies," *IEEE Trans. Power Electron.*, vol. 17, no. 3, pp. 420 – 427, May 2002.

[23] J. Chen, A. Prodić, R.W. Erickson, D. Maksimović "Predictive digital current programmed control," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 411 – 419, Jan 2003.