

# Modeling of Quantization Effects in Digitally Controlled DC–DC Converters

Hao Peng, Aleksandar Prodić, *Member, IEEE*, Eduard Alarcón, *Member, IEEE*, and Dragan Maksimović, *Senior Member, IEEE*

**Abstract**—In digitally controlled dc–dc converters with a single voltage feedback loop, the two quantizers, namely the analog-to-digital (A/D) converter and the digital pulse-width modulator (DPWM), can cause undesirable limit-cycle oscillations. In this paper, static and dynamic models that include the quantization effects are derived and used to explain the origins of limit-cycle oscillations. In the static model, existence of dc solution, which is a necessary no-limit-cycle condition, is examined using a graphical method. Based on the generalized describing function method, the amplitude and offset-dependent gain model of a quantizer is applied to derive the dynamic system model. From the static and dynamic models, no-limit-cycle conditions associated with A/D, DPWM and compensator design criteria are derived. The conclusions are illustrated by simulation and experimental examples.

**Index Terms**—DC–DC power conversion, digital control, digital pulse-width modulator (DPWM), quantization.

## I. INTRODUCTION

**D**IGITALLY controlled pulsewidth modulation (PWM) converters have gained increased attention because of a number of potential advantages including lower sensitivity to parameter variations, programmability, reduction or elimination of external passive components, as well as possibilities to implement more advanced control, calibration, or protection algorithms. It has been demonstrated that such advantages can be realized without compromising dynamic performance, simplicity, or cost [1].

The increased interest in digital control motivates the research in related design-oriented analysis and modeling

Manuscript received June 5, 2006; revised July 22, 2006. This work was supported by the Colorado Power Electronics Center (CoPEC), Texas Instruments, the Spanish MCYT under Project TEC2004-05608-C02-01, the Secretaría de Estado de Educación y Universidades, and by EU FEDER. Recommended for publication by Associate Editor B. Fahimi.

H. Peng was with the Department of Electrical and Computer Engineering, University of Colorado at Boulder, Boulder, CO 80309 USA. He is now with Intersil Corporation, Palm Bay, FL 32905 USA (e-mail: hao.peng@colorado.edu).

A. Prodić is with the Electrical and Computer Engineering Department, University of Toronto, Toronto, ON M5S 1C1, Canada (e-mail: prodic@ele.utoronto.ca).

E. Alarcón is with the Department of Electronic Engineering, Technical University of Catalunya (UPC), Barcelona E08034, Spain (e-mail: ealarcon@eel.upc.edu).

D. Maksimović is with the Department of Electrical and Computer Engineering, University of Colorado at Boulder, Boulder, CO 80309 USA (e-mail: maksimov@colorado.edu).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2006.886602




Fig. 1. Digitally controlled dc–dc switching power converter.

techniques. In particular, it is well known that a digitally controlled PWM converter, a block diagram of which is shown in Fig. 1, may exhibit undesirable limit-cycle oscillations because of the nonlinear elements, analog-to-digital (A/D) and digital-to-analog (DPWM) quantizers, in the feedback loop [2], [3]. In general control theory, limit cycle has been studied extensively [4]–[7]. For PWM converters, the quantization effects and no-limit-cycle conditions have been addressed in [2]. The purpose of this paper is to introduce more complete static and dynamic models that take into account multiple nonlinearities in the loop (A/D and DPWM quantizers), leading to a more complete set of no-limit-cycle conditions as well as A/D, DPWM, and compensator design guidelines. In the static model, discussed in Section II, a graphical method is used to examine existence of a dc solution, which is a necessary no-limit cycle condition. In Section III, we show how the generalized describing function [13] of a quantizer provides an amplitude and offset-dependent “gain” model capable of capturing high-gain effects. A dynamic model including the effective quantizer “gains” is presented in Section IV. Based on the approach described in [9], the dynamic system model is used to predict the frequency and amplitude of a near-sinusoidal limit-cycle oscillation, if it does occur. No-limit-cycle conditions are derived in Section V. Simulation and experimental results are presented in Section VI to illustrate the results from Sections II–V. Finally, for the cases where the assumptions of the describing function method are not met, Section VII gives a conservative bound for the limit-cycle oscillation amplitude, while Section VIII summarizes the conclusions.

## II. STATIC MODEL WITH A/D AND DPWM QUANTIZERS

In the system of Fig. 1, we assume that quantization effects in the digital compensator computation can be neglected, i.e., that sufficiently long words are used to compute the duty cycle command  $d_c$ . Under this assumption, the digitally controlled converter of Fig. 1 includes two quantizers: the A/D converter and the DPWM, which serves as a D/A converter. The digital error signal  $e$  at the A/D output is obtained by quantization of the analog error voltage  $v_e = V_{ref} - v$ , while the duty cycle  $d$  at




Fig. 2. Quantizer characteristic.

the DPWM output is obtained by quantization of the duty cycle command  $d_c$ .

The characteristic of a quantizer having a continuously varying input  $x$  and an output  $y = Q(x)$  is illustrated in Fig. 2. The range of  $x$  is divided into bins of width  $q$ , where  $q$  is the “quantization level,” or the value of the quantizer’s least significant bit (LSB). For  $x$  in the  $k$ th bin, the output  $y$  equals the  $k$ th discrete output value ( $y = kq$ ). Based on this quantizer definition, we note that a quantizer with very high resolution ( $q \rightarrow 0$ ) behaves as a linear block having a gain of 1.

To examine quantization effects in the system of Fig. 1, it is first necessary to develop a static model and to establish conditions for existence of a dc solution. This task has been accomplished in [2] and [3]. In this section, we give an additional explanation and graphical interpretation of the main results.

The system dc solution can be obtained graphically as the intersection of the A/D quantization characteristic

$$e = Q_{A/D}(v_e) \quad (1)$$

and the system static characteristic through the DPWM


$$\begin{aligned} v_e &= V_{\text{ref}} - v = V_{\text{ref}} - G_o d \\ &= V_{\text{ref}} - G_o Q_{\text{DPWM}}(d_c) \\ &= V_{\text{ref}} - G_o Q_{\text{DPWM}}(G_{co} e) \end{aligned} \quad (2)$$

where  $G_o$  is the dc control-to-output gain of the converter, and  $G_{co}$  is the dc gain of the compensator,  $d_c = G_{co} e$ . Since the quantizer output are discrete values, an intersection of the two curves that resides at the transition from one output level to another output level means that there is no dc solution to the system. The graphical solution is illustrated in Fig. 3 for three cases of the compensator gain:

- if the compensator gain is relatively small, a dc solution may or may not exist. As an example, Fig. 3(a) shows a stable dc solution at point A;
- for sufficiently large dc compensator gain

$$G_{co} > \frac{V_{\text{ref}} - 0.5q_{A/D}}{G_o q_{A/D}} \quad (3)$$

the intersection is a point B on the 0-to-1 LSB transition of the A/D characteristic. We conclude that in this case a stable dc solution does not exist and the system always exhibits limit-cycle oscillations;


 Fig. 3. Graphical solution of the static model for the digitally controlled converter of Fig. 1, for three dc compensator gains  $G_{co}$ : (a) small  $G_{co}$ ; (b) large  $G_{co}$ ; and (c)  $G_{co} \rightarrow \infty$ .

- for infinitely large dc gain, i.e., when an integral compensator is employed, the curve corresponding to (2) reduces to discrete points on the  $v_e$  axis. A dc solution of the system exists when at least one of these points resides in the zero error bin of A/D characteristic, such as the point C in Fig. 3(c). The existence of a dc solution is guaranteed provided that the DPWM resolution is sufficiently high, i.e., provided that

$$G_o q_{\text{DPWM}} < q_{A/D} \quad (4)$$

where  $q_{\text{DPWM}}$  and  $q_{A/D}$  are the LSB values of the DPWM and the A/D converter, respectively. This last conclusion is consistent with the basic no-limit-cycle conditions formulated in [2], [3]. Related to the condition (4), one should note that an ideal high-resolution DPWM with  $q_{\text{DPWM}} \rightarrow 0$  does not necessarily guarantee the existence of a dc solution. Since the error signal  $e$  is quantized, the duty-cycle command  $d_c$  at the output of the compensator is also quantized, with an effective quantization level  $q_{\text{dc}}$ . To guarantee the existence of a dc solution, the quantization level at the compensator output must meet the same condition as  $q_{\text{DPWM}}$  in (4)

$$G_o q_{\text{dc}} < q_{A/D}. \quad (5)$$

Assuming the compensator includes an integral action with integral gain  $K_c$ , we have  $q_{\text{dc}} = K_c q_{A/D}$ , and (5) becomes

$$G_o K_c < 1 \quad (6)$$

which gives an upper limit for the allowed integral  $K_c$ . A similar argument about the limit on the maximum allowed integral gain can be found in [2]. In the rest of the paper, we assume that an integral compensator is employed and that the static no-limit-cycle conditions (4) and (5) are satisfied.

### III. DESCRIBING FUNCTIONS OF THE QUANTIZERS

The describing function method [8], [13] is an approximate analysis method for nonlinear systems, where a nonlinear element is replaced by an amplitude (and/or frequency) dependent “transfer function.” Successful applications of the describing function method rely on the assumption that the signals at the quantizer inputs are approximately sinusoidal. In this section we




Fig. 4. Describing function of a quantizer when the dc offset is  $\varepsilon = 0$ , i.e., the dc value of the input sinusoidal signal matches the midpoint of a quantization bin.

address the derivation of the describing functions for the two quantizers, the A/D converter and the DPWM.

Consider a quantizer having the characteristic  $y = Q(x)$  illustrated in Fig. 2, and suppose that the input signal is sinusoidal

$$x(t) = a \cos(\omega t). \quad (7)$$

The Fourier series expansion of the output  $y(t)$  is

$$y(t) = a_0 + a_1 \cos(\omega t) + \dots + a_k \cos(k\omega t) + \dots \quad (8)$$

The describing function  $N(a)$  of the quantizer is [8], [13]

$$N(a) = \frac{a_1}{a}. \quad (9)$$

In all cases considered here, the describing function is independent of frequency. Therefore, we can say that the describing function  $N(a)$  in (9) represents the effective amplitude-dependent gain of the quantizer.

Fig. 4 shows the textbook result for the describing function  $N(a)$  of a quantizer. Notice that the maximum effective gain of  $4/\pi = 1.27$  is obtained for  $a = q/\sqrt{2}$ , and that  $N(a)$  approaches 1 for  $a \gg q$ . Unfortunately, the simplest textbook definition based on (7)–(9) is not sufficient to develop a complete dynamic model for the system in Fig. 1. A key concept is that the describing function of a quantizer in Fig. 1 depends not only on the amplitude  $a$  of the assumed sinusoidal input signal, but also on the input signal dc offset  $\varepsilon$  with respect to the mid-point of a quantization bin [13]. Assuming that

$$x(t) = \varepsilon + a \cos(\omega t) \quad (10)$$

the Fourier series expansion of the output  $y(t)$  has the same form as in (8), and the amplitude and offset dependent describing function  $N(a, \varepsilon)$  is again defined by (9).

It is important to note that the amplitude and offset dependent “gain” of a quantizer can be significantly greater than 1 as the offset  $\varepsilon$  approaches  $q/2$ . In the worst case,  $\varepsilon = q/2$ , the input sinusoidal signal is centered at the transition point of the quantizer. Fig. 5 shows an example of the input and output




Fig. 5. Small amplitude sinusoidal signal becomes square wave signal with much bigger amplitude when the dc offset  $\varepsilon$  of the input sinusoidal signal matches the transition point ( $0.5q$ ) between two quantization bins.




Fig. 6. Describing function of a quantizer for several different values of the offset  $\varepsilon$ .

waveforms in this situation, for a quantizer with  $q = 1$ . Since the input signal with an arbitrarily small amplitude can produce the output with a non-zero amplitude, the quantizer with the input signal having the offset  $\varepsilon = q/2$  can exhibit an infinitely large effective “gain.” Fig. 6 shows the describing functions  $N(a, \varepsilon)$  for several different values of the offset  $\varepsilon$ .

Let us consider the A/D converter. Because of the assumed integral action (i.e., infinite dc gain) of the compensator, the steady-state dc value of the A/D output must be equal to zero. Therefore, if a sinusoidal limit-cycle oscillation exists at the A/D input, this oscillation must have a zero dc offset,  $\varepsilon_{A/D} = 0$ . We conclude that the traditional zero-offset describing function can be used to model the A/D converter. The offset  $\varepsilon_{DPWM}$  at the input of the DPWM quantizer, however, can be arbitrary, and we have to include the possibility of the worst-case offset  $\varepsilon_{DPWM} = q_{DPWM}/2$  in the model. The observation that the DPWM can contribute an effective “gain” much larger than 1 has important consequences in the construction of the system dynamic model and the derivation of additional no-limit-cycle conditions.




Fig. 7. Dynamic system model.

#### IV. DYNAMIC MODEL AND EXISTENCE OF SINUSOIDAL LIMIT-CYCLE OSCILLATIONS

Denote the converter power stage transfer function as  $G_{vd}(s)$ , and the continuous-time equivalent of the compensator transfer function as  $G_c(s)$ . Fig. 7 shows a dynamic model for the system of Fig. 1 where the two quantizers are replaced by the amplitude and offset dependent effective “gains.” Using the model of Fig. 7, and the describing functions of Section III, existence, frequency and amplitude of a sinusoidal limit-cycle oscillation can be obtained using the approach described in [5].

Let  $T_L(s)$  be the linear part of the loop gain, which does not include the quantizers

$$T_L(s) = G_c(s)G_{vd}(s). \quad (11)$$

As discussed in Section III, the describing functions of the quantizers in Fig. 1 are independent of frequency, and do not introduce a phase shift between the input sinusoidal signal and the fundamental of the output signal. Therefore, from linear system theory, if a limit-cycle oscillation exists, the oscillation frequency  $f_x$  is such that

$$\angle T_L(j\omega_x) = -180^\circ. \quad (12)$$

Suppose that the amplitude of the signal  $v_e$  at the input of the A/D is  $a$ . Then, at the frequency  $f_x$ , the magnitude of the amplitude/offset-dependent system “loop gain”  $T(a, \varepsilon_{\text{DPWM}})$  can be found as

$$\begin{aligned} T(a, \varepsilon_{\text{DPWM}}) &= \frac{v}{d} \cdot \frac{d}{d_c} \cdot \frac{d_c}{e} \cdot \frac{e}{v_e} \\ &= \|G_{vd}(j\omega_x)\| \\ &\quad \cdot N_{\text{DPWM}} (\|G_c(j\omega_x)\| N_{\text{A/D}}(a, 0) a, \varepsilon_{\text{DPWM}}) \\ &\quad \cdot \|G_c(j\omega_x)\| \cdot N_{\text{A/D}}(a, 0). \end{aligned} \quad (13)$$

If there exists an amplitude  $a_x$  and an offset  $\varepsilon_x$  such that

$$T(a_x, \varepsilon_x) = 1 \quad (14)$$

and

$$\left. \frac{\partial T(a, \varepsilon_x)}{\partial a} \right|_{a=a_x} < 0 \quad (15)$$

a near-sinusoidal limit-cycle oscillation of amplitude  $a_x$  and frequency  $f_x$  will occur in the system. Equations (12) and (14) are the standard oscillation conditions, while (15) is related to the stability of the oscillation. If, for example, the amplitude  $a$  drops

below  $a_x$ , (15) implies that the loop-gain magnitude increases above 1, which implies that  $a$  will increase towards the equilibrium  $a = a_x$ .

#### V. NO-LIMIT-CYCLE CONDITIONS AND DESIGN GUIDELINES

The models of Sections II–IV can be used to formulate no-limit-cycle conditions and design guidelines related to the selection of the A/D and DPWM resolutions and the compensator design.

##### A. Static Condition

A necessary no-limit-cycle condition is that a dc solution exists. According to the discussion in Section II, a dc solution is guaranteed to exist provided that an integral compensator is employed, that the integral gain  $K_c$  is sufficiently low according to (6), and that the DPWM resolution is sufficiently high

$$G_o q_{\text{DPWM}} < \alpha q_{\text{A/D}} \quad (16)$$

where  $G_o$  is the dc duty-cycle-to-output gain and  $\alpha$  can be as high as 1. In practice, to ensure a design margin, a smaller  $\alpha$  is recommended ( $\alpha = 0.5$  has been suggested in [2]).

##### B. Dynamic Condition

A dynamic no-limit-cycle condition follows from the discussion in Sections III and IV. Let  $f_x$  be a frequency where (12) is satisfied, i.e., a frequency where the phase response of the linear part of the system loop gain equals  $-180^\circ$ . The dynamic no-limit-cycle condition is then

$$T(a, \varepsilon_{\text{DPWM}}) < 1 \quad (17)$$

for all  $a > q_{\text{A/D}}/2$  and  $0 \leq \varepsilon_{\text{DPWM}} \leq q_{\text{DPWM}}/2$ , where  $a$  is the amplitude of the signal  $v_e$  at the A/D input, and  $T(a, \varepsilon_{\text{DPWM}})$  is the magnitude of the amplitude/offset-dependent system “loop gain” computed from (13).

The condition (17) is related to the gain margin of the linear part of the system. For large signal amplitude  $a \gg q_{\text{A/D}}$ , the system loop gain magnitude (13) gives the gain margin  $GM_L$  of the linear part of the system

$$GM_L[\text{dB}] = -20 \log (T(a, \varepsilon_{\text{DPWM}})|_{a \gg q_{\text{A/D}}}). \quad (18)$$

Note that the condition (17) requires that the linear part of the system is stable, i.e., that the gain margin  $GM_L$  is positive. In addition, the condition (17) captures the “gain” effects of the quantizers in terms of the amplitude  $a$  and the offset  $\varepsilon_{\text{DPWM}}$ .

The general dynamic no-limit-cycle condition (17) leads to two simpler no-limit-cycle conditions in terms of the A/D and DPWM resolutions, and the converter and controller responses.

**B.1** The worst-case (infinite) DPWM gain, which occurs for  $\varepsilon_{\text{DPWM}} = q_{\text{DPWM}}/2$ , is canceled by the zero gain of the A/D for signal amplitudes  $a < q_{\text{A/D}}/2$

$$\frac{4}{\pi} \|G_{vd}(j\omega_x)\| q_{\text{DPWM}} < q_{\text{A/D}}. \quad (19)$$

Very large effective DPWM “gain” is a result of a very small amplitude signal at the DPWM input around the worst-case offset  $\varepsilon_{\text{DPWM}} = q_{\text{DPWM}}/2$ . In this case, the DPWM output is a square wave of amplitude  $q_{\text{DPWM}}$ , and

$(2/\pi)q_{\text{DPWM}}$  is the amplitude of the corresponding fundamental at  $f_x$ . The dynamic condition B.1 [(19)] is the condition that the resulting amplitude  $a$  at the A/D input is smaller than  $q_{\text{A/D}}/2$ .

B.2 The gain margin  $GM_L$  of the linear part of the system is sufficiently high

$$GM_L > 20 \log \left( \frac{4}{\pi} \right)^2 = 4.2 \text{ dB.} \quad (20)$$

If a signal at the DPWM output oscillates between only two adjacent quantization levels, the no-limit-cycle condition B.1 applies. If the DPWM output steps over three or more levels, the effective DPWM gain cannot be greater than  $4/\pi$ , for any  $\varepsilon_{\text{DPWM}}$ . Similarly, the effective A/D “gain” cannot be greater than  $4/\pi$ , as discussed in Section III. Therefore, under the assumption that the signal at the DPWM output spans over more than two quantization levels, the combined DPWM and A/D “gain” cannot exceed  $(4/\pi)^2 = 1.62$ , which gives the no-limit-cycle condition B.2 [see (20)].

Together, the conditions B.1 and B.2 imply the general dynamic no-limit-cycle condition (17). These conditions have not been reported earlier.

Note that the conditions A and B.1 clearly indicate the need for a high-resolution DPWM, while the conditions A and B.2 have direct implications on the compensator design—the compensator must include an integral action with a limited integral gain (as reported earlier in [2]), and must result in sufficiently large gain margin of the linear part. The condition B.1 originates from the fact that the DPWM can provide large effective “gain,” but the realization of the high gain depends on the dc offset and the amplitude of the signal at the DPWM input, which do not always occur. As a result, not satisfying the no-limit-cycle condition B.1 does not necessarily lead to a persistent limit cycle oscillation as long as there is a dc solution to the system.

The relative importance of the no-limit-cycle conditions established in this section depends on the particular application. In all cases, to avoid limit-cycle oscillations, the static condition A [(16), together with (6)] must be satisfied. In applications with a relatively fast controller, the frequency  $f_x$  in (12) is relatively high, and the condition B.1 [see (19)] is likely to be satisfied whenever the static condition A is met. In this case, in addition to the condition A, the condition B.2 must be taken into account. However, this is not the case in applications with a relatively slow integral compensator, where the condition B.1 can be very important, as illustrated in the next section.

## VI. SIMULATION AND EXPERIMENTAL RESULTS

In this section, we present several examples to illustrate the results of Sections II–V.

### A. Simulation Example: No-Limit-Cycle Condition B.2

*Simulink* model of a digitally controlled buck converter used in the simulation examples is shown in Fig. 8. The converter parameters are:  $L = 10 \mu\text{H}$ ,  $C = 10 \mu\text{F}$ ,  $R = 1 \Omega$ ,  $V_{\text{in}} = 5 \text{ V}$ ,  $V_{\text{ref}} = 2.5 \text{ V}$ ,  $f_s = 1 \text{ MHz}$ . An integral discrete-time compensator is applied

$$G_c(z) = \frac{K_c}{1 - z^{-1}}. \quad (21)$$




Fig. 8. Simulink model.




Fig. 9. Steady-state waveforms  $v_e$  at the A/D input and  $e$  at the A/D output in the example of Section VI-A.

The integral compensator provides a phase lag of  $90^\circ$ . Therefore, the frequency  $f_x$  where (12) is met is

$$f_x = f_o = \frac{1}{2\pi\sqrt{LC}} = 15.9 \text{ kHz.} \quad (22)$$

With  $K_c = 0.016$ , the gain margin of the linear part is very small, but the system without quantizers is stable. When an A/D quantizer with  $q_{\text{A/D}} = 0.2 \text{ V}$  is added, the system violates the condition B.2, and a limit cycle oscillation occurs, even when  $q_{\text{DPWM}}$  is still very small. Signal waveforms  $v_e$  at the A/D input and  $e$  at the A/D output are shown in Fig. 9. The A/D input signal amplitude is around  $0.75q_{\text{A/D}}$ , which corresponds to the effective A/D “gain” of approximately 1.2 in Fig. 4. The oscillation frequency obtained by simulation is very close to  $f_x$ .

### B. Simulation Example: No-Limit-Cycle Condition B.1

In this example, the Simulink model of Fig. 8 is applied with the following parameters for the buck converter:  $L = 10 \mu\text{H}$ ,  $C = 10 \mu\text{F}$ ,  $R = 5 \Omega$ ,  $V_{\text{in}} = 5 \text{ V}$ ,  $V_{\text{ref}} = 2.505 \text{ V}$ ,  $f_s = 1 \text{ MHz}$ . The integral discrete-time compensator (21) is used, with  $K_c = 0.0002$ . The A/D quantizer has  $q_{\text{A/D}} = 0.02 \text{ V}$ , and the DPWM quantizer has  $q_{\text{DPWM}} = 0.002$ . The frequency  $f_x$  is again given by (22). The gain margin of the linear part is  $GM_L = 26 \text{ dB}$ . This system satisfies all no-limit-cycle conditions in [2]. Fig. 10 shows that a limit-cycle oscillation occurs as a result of violation of the condition B.1: the DPWM input and output waveforms clearly illustrate the large effective gain of the DPWM. If the DPWM quantization level is reduced to




Fig. 10. Top: waveforms  $v_e$  and  $e$  before and after A/D quantization. Bottom: duty-cycle command  $d_c$  at the DPWM input, and the quantized duty-cycle command  $d$  in the example of Section VI-B.

$q_{DPWM} = 0.0005$ , which satisfies the condition B.1, the limit cycle oscillation disappears. It is of interest to examine the plots of the magnitude loop gain  $T(a, \varepsilon_{DPWM})$  computed from (13) as a function of the signal amplitude  $a$ , for the worst-case offset  $\varepsilon_{DPWM} = q_{DPWM}/2$ . The results are shown in Fig. 11 for  $q_{DPWM} = 0.002$ , and for  $q_{DPWM} = 0.0005$ . For  $q_{DPWM} = 0.002$ , there is an amplitude  $a = a_x = 0.032$  V such that (14) and (15) are met. This oscillation amplitude predicted by the dynamic model of Section IV is very close to the  $v_e$  signal amplitude obtained by simulation as shown in Fig. 10. For  $q_{DPWM} = 0.0005$ ,  $T(a, \varepsilon_{DPWM}) < 1$  for all  $a$ , the no-limit cycle condition (17) is met, and no limit cycle oscillations occur.

### C. Experiment: No-Limit-Cycle Condition B.1

An experiment similar to the simulation example of Section VI-B is performed using the experimental digitally controlled buck converter shown in Fig. 12 [11]. The buck converter parameters are  $L = 10 \mu\text{H}$ ,  $C = 10 \mu\text{F}$ ,  $V_{in} = 3.313$  V,  $V_{ref} = 1.3$  V,  $f_s = 1$  MHz. Note that the A/D converter consists of only two comparators. The A/D converter characteristic is shown in Fig. 13(a), together with the corresponding describing function in Fig. 13(b). Instead of the fast PID compensator described in [11], the controller is programmed to operate as




Fig. 11. Magnitude loop gain  $T(a, \varepsilon_{DPWM})$  at  $f_x$  for two DPWM quantization levels  $q_{DPWM}$  in the example of Section VI-B.




Fig. 12. Experimental digitally-controlled 1-MHz buck converter [11].

a slow integral compensator (21), with  $K_c = 1.26 \times 10^{-3}$ . The 6-b feed-forward DPWM with additional 3 b added by duty-cycle dithering results in  $V_{in}q_{DPWM} \approx 5$  V. The A/D quantization level is  $q_{A/D} \approx 50$  mV. Because of the high switching frequency, the duty-cycle dithering contributes a very small additional ripple in the output voltage, well within the zero-error bin of the A/D converter. As in the simulation examples of Sections VI-A and VI-B, the frequency  $f_x$  given by (22) is 15.9 kHz.

Since  $\|G_{vd}(j\omega_x)\| \approx V_{in}Q$ , where  $Q \approx R\sqrt{C/L}$  (neglecting losses), the gain margin of the linear part of the system depends on the load resistance  $R$ . For example, for a load of  $R = 1 \Omega$ ,  $GM_L \approx 27.6$  dB. We tested a range of load transient responses. Fig. 14 shows the waveforms for the case when the load current changes periodically from 160 mA to 390 mA, which corresponds to a load resistance change from 8  $\Omega$  to 3.3  $\Omega$ , respectively. For  $R = 8 \Omega$ , the no-limit-cycle condition B.1 is not satisfied, and near-sinusoidal limit cycle oscillations at the frequency of approximately  $f_x$  can be observed in the output voltage and the A/D signals  $x$  and  $y$ . For  $R = 3.3 \Omega$ ,  $Q$  is reduced and the no-limit-cycle condition B.1 is satisfied. For this load, no limit cycle oscillations occur, as illustrated by the waveforms of Fig. 14.




Fig. 13. (a) Characteristic and (b) the describing function of the A/D converter in Fig. 12.




Fig. 14. Experimental waveforms in the example of Section VI-C; Ch1: load current  $i_{out}$  [200 mA/div], Ch2: ac-coupled output voltage  $v_{out}$ , Ch3: A/D comparator output  $y$ , Ch4: A/D comparator output  $x$ .

## VII. NON-SINUSOIDAL LIMIT CYCLING

The dynamic model of Sections III and IV, and the no-limit-cycle conditions of Section V-B are based on the assumption of near-sinusoidal limit cycle oscillation. Under this assumption, if a limit cycle exists, the oscillation amplitude and frequency can be inferred from the model in Section IV, with illustrative examples shown in Section V. It is important to note that even when all conditions of Section V are satisfied, non-sinusoidal limit-cycle oscillations may still occur, especially if  $\alpha$  in (16) is close to 1, if the integral gain is relatively close to the limit set by (6), or if the gain margin is close to the limit in (20). In

such cases, the DPWM output may swing between two adjacent levels, but with a more complicated oscillation pattern. It is then of interest to find a bound on the limit cycle oscillation amplitude in the output voltage. For an arbitrary signal pattern consisting of two adjacent DPWM levels, a bound for the signal amplitude at the output can be found from linear system theory as the induced  $L_\infty$  norm, which can be computed as the  $L_1$  norm of the system impulse response [10]. As an example, for a buck converter having the control-to-output transfer function

$$G_{vd}(s) = \frac{V_{in}}{1 + \frac{s}{Q\omega_0} + \left(\frac{s}{\omega_0}\right)^2} \quad (23)$$

the impulse response of which is  $g(t)$ , we have the following bound:

$$\|G_{vd}\|_{\infty \rightarrow \infty} = \|g\|_1 = \int_0^\infty |g(t)| dt < \frac{8Q^2 V_{in}}{4Q^2 - 1} \frac{1}{1 - e^{-\frac{\pi}{\sqrt{4Q^2 - 1}}}}. \quad (24)$$

Assuming, as has been observed in simulations and experiments, that the DPWM output signal has the amplitude equal to  $q_{DPWM}$ , we have a conservative bound for the amplitude of the limit-cycle oscillation at the output

$$\begin{aligned} \max(V_{\text{limit\_cycle}}) &< \|G_{vd}\|_{\infty \rightarrow \infty} q_{DPWM} \\ &< \frac{8Q^2}{4Q^2 - 1} \frac{1}{1 - e^{-\frac{\pi}{\sqrt{4Q^2 - 1}}}} V_{in} q_{DPWM}. \end{aligned} \quad (25)$$

In practice, the result (25) can be used to find the worst-case effect of the oscillation on the output voltage, regardless of the origin of the oscillation. It should be noted that (25) is a conservative result. We note again the importance of a high-resolution DPWM having small quantization level  $q_{DPWM}$  for practical realization of digitally controlled switching power converters. A comprehensive survey of high-frequency, high-resolution DPWM realizations can be found in [12].

## VIII. CONCLUSION

This paper presents static and dynamic models of digitally controlled PWM converters including quantization effects. The models include two quantizers, an A/D converter, and a DPWM. In the static model, a graphical method is used to conclude that the existence of a dc solution, which is a necessary no-limit-cycle condition, can be guaranteed if the compensator includes integral action, if the integral gain is sufficiently low, and if the DPWM resolution is sufficiently high. When the dc loop gain is large but not infinite, no dc solution exists and a limit cycle oscillation will happen. A dynamic model including quantization effects is derived using the generalized describing function method, which considers amplitude and offset-dependent “gains” to provide more complete quantizer models and hence capture potentially deleterious high-gain effects. Under the assumption of sinusoidal signals, the dynamic system model can be used to predict the oscillation frequency and amplitude, if a limit cycle exists, and to establish no-limit-cycle conditions in terms of the A/D resolution, DPWM resolution, and the gain margin. For cases when the sinusoidal signal approximation is

not met, we have found bounds for the amplitude of oscillations if a limit cycle exists.


The no-limit-cycle conditions and the amplitude bounds results point to the importance of high-resolution DPWM designs in practical realizations of digitally controlled switching power converters.

#### ACKNOWLEDGMENT

The authors would like to thank S. A. Eqbal and X. Jiang, CoPEC, for the experiment setup.

#### REFERENCES

- [1] B. J. Patella, A. Prodic, A. Zirger, and D. Maksimovic, "High-frequency digital PWM controller IC for dc-dc converters," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 438–446, Jan. 2003.
- [2] A. V. Peterchev and S. R. Sanders, "Quantization resolution and limit cycling in digitally controlled PWM converters," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 301–308, Jan. 2003.
- [3] A. Prodic, D. Maksimovic, and R. Erickson, "Design and implementation of a digital PWM controller for a high-frequency switching DC-to-DC power converter," in *Proc. 27th Annu. Conf. IEEE Ind. Electron. Soc. (IECON'01)*, 2001, vol. 2, pp. 893–898.
- [4] S. T. Impram and N. Munro, "Limit cycle analysis of uncertain control systems with multiple nonlinearities," in *Proc. 40th IEEE Conf. Dec. Contr.*, 2001, vol. 4, pp. 3423–3428.
- [5] R. Gran and M. Rimer, "Stability analysis of systems with multiple nonlinearities," *IEEE Trans. Autom. Contr.*, vol. AC-10, no. 1, pp. 94–97, Jan. 1965.
- [6] S. White, "Quantizer-induced digital controller limit cycles," *IEEE Trans. Autom. Contr.*, vol. AC-14, no. 4, pp. 430–432, Aug. 1969.
- [7] H. Chang, C. Pan, C. Huang, and C. Wei, "A general approach for constructing the limit cycle loci of multiple-nonlinearity systems," *IEEE Trans. Autom. Contr.*, vol. AC-32, no. 9, pp. 845–848, Sep. 1987.
- [8] J. H. Taylor, "Describing functions," in *Electrical and Electronics Engineering Encyclopedia*. New York: Wiley, 2000, pp. 77–98.
- [9] E. Davison and D. Constantinescu, "A describing function technique for multiple nonlinearities in a single-loop feedback system," *IEEE Trans. Autom. Contr.*, vol. AC-16, no. 1, pp. 56–60, Feb. 1971.
- [10] C.-T. Chen, *Linear System Theory and Design*, 3rd ed. New York: Oxford, 1998.
- [11] A. Syed, E. Ahmed, and D. Maksimovic, "Digital PWM controller with feed-forward compensation," in *Proc. IEEE Appl. Power Electron. Conf.*, 2004, vol. 1, pp. 60–66.
- [12] A. Syed, E. Ahmed, E. Alarcón, and D. Maksimovic, "Digital pulse width modulator architectures," in *Proc. IEEE Power Electron. Spec. Conf.*, 2004, vol. 6, pp. 4689–4695.
- [13] A. Gelb and W. E. Vander Velde, *Multiple-Input Describing Functions and Nonlinear System Design*. New York: McGraw-Hill, 1968.



**Hao Peng** was born in Ezhou, China. He received the B.S. and M.S. degrees from the Electronic Engineering Department, Tsinghua University, Beijing, China, in 1995 and 1998, respectively, and the Ph.D. degree from the Electrical and Computer Engineering Department, University of Colorado at Boulder in 2006.

He is currently with Intersil Corporation, Palm Bay, FL. His research interests include modeling and control of power converters, mixed signal integrated circuit design, and computer architecture.



**Aleksandar Prodić** (S'00–M'03) received the B.Sc. degree in electrical engineering from the University of Novi Sad, Novi Sad, Serbia and Montenegro, in 1994 and the M.Sc. and Ph.D. degrees from the Colorado Power Electronics Center, University of Colorado at Boulder, in 2000 and 2003, respectively.

Since 2003, he has been with the University of Toronto, Toronto, ON, Canada, where he is an Assistant Professor with the Department of Electrical and Computer Engineering. In 2004, at the University of Toronto, he has established the Laboratory for Low-Power Management and Integrated Switch-Mode Power Supplies. His research interests include digital control of low-power high-frequency SMPS, mixed-signal IC design, DSP techniques for power electronics, and the development of systems-on-chip (SoC) for power management.



**Eduard Alarcón** (S'96–M'01) received the M.S. (national award) and Ph.D. degrees in electrical engineering from the Technical University of Catalunya (UPC), Barcelona, Spain, in 1995 and 2000, respectively.

Since 1995, he has been with the Department of Electronic Engineering, Technical University of Catalunya, where he became an Associate Professor in 2000. Since 2006, he has been the Vice Dean of International Affairs at the School of Telecommunications Engineering, UPC. From August 2003 to January 2004, he was a Visiting Professor at the CoPEC Center, University of Colorado at Boulder. He was the Invited co-Editor of a special issue of the *Analog Integrated Circuits and Signal Processing Journal* devoted to current-mode circuit techniques. His current research interests include the areas of analog and mixed-signal integrated circuits and on-chip power management circuits.

Dr. Alarcón received the Myril B. Reed Best Paper Award at the 1998 IEEE Midwest Symposium on Circuits and Systems. He has co-organized two special sessions related to on-chip power conversion at the IEEE ISCAS, where from 2006 to 2007 he is Chair of the CAS Technical Committee of Power Systems and Power Electronics Circuits.



**Dragan Maksimović** (SM'05) received the B.S. and M.S. degrees in electrical engineering from the University of Belgrade, Yugoslavia, in 1984 and 1986, respectively, and the Ph.D. degree from the California Institute of Technology, Pasadena, in 1989.

From 1989 to 1992, he was with the University of Belgrade, Yugoslavia. Since 1992, he has been with the Department of Electrical and Computer Engineering, University of Colorado at Boulder, where he is currently an Associate Professor and Co-Director of the Colorado Power Electronics Center (CoPEC). His current research interests include digital control techniques and mixed-signal integrated circuit design for power electronics.

Dr. Maksimović received the NSF CAREER Award in 1997, the Power Electronics Society TRANSACTIONS Prize Paper Award in 1997, the Bruce Holland Excellence in Teaching Award in 2004, and the University of Colorado Inventor of the Year Award in 2006.