Letters

An EMI Reduction Technique for Digitally Controlled SMPS

Olivier Trescases, Student Member, IEEE, Guowen Wei, Student Member, IEEE, Aleksandar Prodić, Member, IEEE, and Wai Tung Ng, Senior Member, IEEE

Abstract—A spread spectrum technique and system for reducing average electromagnetic interference (EMI) in low-power digitally controlled dc-dc switch-mode power supplies (SMPS) are introduced. The technique utilizes very simple hardware, where the switching frequency of a SMPS is dynamically varied over a controlled range. This is achieved by changing the supply voltage of a ring-oscillator based digital pulse-width modulator in a pseudo-random fashion, through 128 discrete steps. The change is performed with a 1–b $\Delta\Sigma$ digital-to-analog converter. Compensator design guidelines for this variable frequency system are provided for obtaining good dynamic response. The technique was tested with a 500-mW, 1.8-V buck converter prototype, whose switching frequency was varied from 1.74 to 2.84 MHz. A reduction of 23 dB in the conducted EMI with an efficiency degradation of less than 0.1% was obtained, compared to fixed frequency operation.

Index Terms—DC–DC, digital control, electromagnetic interference (EMI) reduction, low-power, spread spectrum.

I. INTRODUCTION

N MODERN noise-sensitive hand-held devices, such as mobile phones, personal data assistants (PDAs), and digital still cameras (DSCs), the close proximity of semiconductor power-stages to the supplied functional blocks causes significant electromagnetic interference (EMI) problems, despite the relatively low processed power. Harmonic trap filters [1], often used in medium-to-high power applications, require bulky and expensive passive components, which makes them unsuitable for space-limited and price-sensitive portable devices. The selection of the filter parameters presents additional design challenges, due to the presence of multiple switch-mode power-supplies (SMPS) operating at different switching frequencies and often influencing each other in unpredictable ways. Alternative, pre-emptive EMI mitigation techniques [2]–[7] eliminate the need for EMI filters by spreading the SMPS noise over a frequency range. This is typically achieved by varying the switching frequency of the SMPS. By doing so, the noise generated by the SMPS can be spread across a well defined frequency band. As a result, the average spectral power density (SPD) of the broadband noise can thus be drastically reduced. Fig. 1(a) shows the input

Manuscript received January 14, 2007; revised January 23, 2007. This work was supported by NSERC and Fuji Electric Advanced Technology Co. Ltd. Recommended for publication by Associate Editor P. Chapman.

The authors are with the Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON M5S 3G4, Canada (e-mail: trescas@vrg. utoronto.ca).

Color versions of one or more of the figures in this letter are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TPEL.2007.901911



Fig. 1. Typical EMI spectral power density of a SMPS system operating with (a) fixed switching frequency f_0 and (b) frequency hopping resulting in spread spectrum.

current spectrum of a fixed-frequency SMPS. The case when the switching frequency is randomly switched within the range of $f_0 - BW/2 < f_s < f_0 + BW/2$ is shown in Fig. 1(b). It is important to recognize that within each time slot where the switching frequency is fixed, the peak SPD is identical to that of Fig. 1(a), while the average SPD is reduced. It is well proven that this spread spectrum technique, or randomized pulse-width modulation (PWM) dramatically reduces the average EMI in SMPS [8], [9] and allows the average noise to fall below the legal electromagnetic compatibility (EMC) standards.

On the system level, the existing techniques usually involve tradeoffs between the losses/stress in power-stage, the added complexity of the controller, and the effectiveness of EMI mitigation [6]. In higher power converters digital solutions based on frequency modulation [10], [11] are effectively used. However, from the practical point of view, existing solutions are not suitable for SMPS used in hand-held applications with switching frequencies in the multi-MHz range, mainly due to the reliance on complex and power-hungry frequency-synthesis hardware.

Control-based methods having inherent variable switching frequency such as single-bit $\Delta\Sigma$ modulation [9], chaotic control [12] and hysteretic methods [13] may also be considered for EMI mitigation; however they usually do not have a good control of the switching frequency range and, consequently, require over-design of the power-stage. This inevitably leads to increased losses in the power-stage. Control-based methods having a predictable switching frequency, such as multi-bit $\Delta\Sigma$ modulation, dithering-based systems [3], as well as soft switching converters [14], provide a relatively modest reduction in EMI which may not satisfy EMC limits dictated by agencies



Fig. 2. (a) Architecture of the spread spectrum system (shaded) as part of a digitally controlled buck converter. (b) Modified circuit used in this work to accommodate an off-chip LDO having a fixed internal reference in the proof-of-concept prototype.

such as CISPR, FCC, etc. Dedicated spread spectrum clock synthesizers integrated circuit (IC)-s [8], developed for analog controlled low-power SMPS, could potentially be combined with some of the existing low-power digital controllers, but the resulting multichip solution and inherent hardware redundancy would significantly raise the system cost.

The main goal of this letter is to introduce a spread spectrum technique and simple hardware architecture that effectively constrains the switching frequency range and performs strong EMI mitigation. The system is designed for easy integration with existing low-power digital controllers with ring-oscillator based pulse-width modulators, thereby eliminating the need for an additional frequency synthesizer as in [8] and [15] and minimizing hardware redundancy. In addition, the flexibility of the digital implementation provides programmability of various parameters such as the spread spectrum bandwidth and center frequency. In the following sections we give a brief description of the novel system, provide a design procedure for its compensator design, and show experimental results demonstrating the effectiveness of this method.

II. ACHIEVING SPREAD SPECTRUM

A. Spread Spectrum Architecture

A variety of digital pulsewidth modulator (DPWM) topologies based on tapped delay lines and/or ring oscillators have been demonstrated to achieve low power consumption, high switching frequency f_s and high resolution, as summarized by [16]. While the numerous existing delay line DPWMs may differ slightly due the choice of reset architecture and the use of segmented and/or hybrid counter approach, their core consists of delay cells having a supply-voltage-dependent propagation time. It is well known that this delay, and hence the oscillation frequency of any CMOS-based ring oscillator, can be tuned by varying its supply voltage. The proposed spread spectrum DPWM architecture shown in Fig. 2 is based on this simple concept applied with a pseudo-random pattern generator (PRPG) scheme [8], [10].

The generic self-oscillating delay-line DPWM is used to generate both the spread spectrum system clock clk_{sys} , as well as the high precision PWM pulse c(t) required for output voltage regulation. The delay-line's supply voltage, $V_{dd,dl}$ is controlled by a low drop-out linear regulator (LDO) whose reference voltage, V_{ref_freq} is modulated to achieve a variable switching frequency f_s , where $(f_0 - BW/2) < f_s < (f_0 + BW/2)$. The modified circuit shown in Fig. 2(b) was used in this work to build a proof-of-concept system with an off-chip LDO having a fixed internal reference.

A k-element linear feedback shift-register (LFSR) with optimum taps is used to generate a 2^k -cycle pseudo-random sequence to achieve a uniformly distributed frequency target [8]. The output of the LFSR is scaled by a factor of 2^{q} , which allows the spread spectrum bandwidth BW to be digitally adjusted. A 1-b bus, $freq_{ss}$ is extracted from the LFSR and converted to $V_{\text{ref}_\text{freq}}$ using a $\Delta\Sigma$ DAC having a *j*-b input bus. The $\Delta\Sigma$ DAC includes a digital noise-shaping modulator and low-pass reconstruction filter. The DAC in Fig. 2(a) is used to generate the analog voltage reference for the LDO. In this application, the DAC sampling rate, $f_{\rm DAC} = f_{sys}/{\rm OSR}$, is set by the m-b clock-divider circuit, where the oversampling rate is $OSR = 2^m$. The one-bit $\Delta\Sigma$ DAC topology is chosen for this work because it offers high linearity, low power (no quiescent current) and potential for compact on-chip implementation. For a 1st order modulator, it can be shown that the noise falls by 9 dB and hence the effective resolution increases by 1.5 b for every doubling of the OSR [17].

The proposed architecture is compatible with monolithic IC implementation and the vast majority of the functionality can be achieved using synthesizable digital blocks. A regulated supply is required for any delay-line DPWM to reduce jitter, and hence the LDO does not add to the system cost. It is only used to supply dynamic current to the delay-line DPWM circuit block

that draws very low current. For example, a self-calibrated integrated DPWM circuit with a fast delay- locking mechanism suitable for frequency hopping and having a current draw of only 16 μ A/MHz presented in [18] can be used in conjunction with the proposed spread spectrum technique.

B. Design Considerations

The main design parameters are the desired center switching frequency f_0 , the averaging time used by the applicable EMC test standard Δt_{avg} and the tolerable spread spectrum bandwidth BW, all of which are highly application dependent. The frequency range $(f_0 - BW/2) < f_s < (f_0 + BW/2)$ is divided into 2^l bins of $\Delta f = BW/2^l$. The average EMI is clearly reduced as l increases, reaching a minimum when neighboring frequency bins are indistinguishable due to limited spectral purity of the system clock. The number of cascaded delay elements in the self-oscillating DPWM, as dictated by the DPWM resolution, and the LDO noise both strongly affect the jitter in clk_{sys} and hence dictate its spectral purity. In turn, this puts a practical upper limit on l and the achievable reduction in EMI for a given bandwidth BW allocation. In this work, it was found experimentally that practical values of l range from 5-7 b for $20\% < BW/f_0 < 50\%$. The DAC input bus width j should be at least one bit larger than l to allow a flexible choice of offset in order to position $V_{dd,dl}$ within the allowable range and to avoid saturation inside the $\Delta\Sigma$ modulator. The DAC oversampling ratio is set by the *m*-bit clock divider inside the pattern generator block; $OSR = 2^m$. Using a 1-b $\Delta\Sigma$ DAC reduces the system complexity and results in a high-linearity $V_{ref_{reg}}$; m is therefore chosen to achieve sufficient SNR from the DAC for a given input resolution j > l.

The time slot spent at each frequency is $\Delta t_{ss} = 2^m/f_s \propto 1/V_{dd,dl}$. The total period of the repetitive pattern of $V_{dd,dl}$ and f_s can be calculated by summing $\Delta t_{ss}(V_{dd,dl})$ over the discrete range of $V_{dd,dl}$

$$\Delta T_f = 2^{k-l} \sum_{i=0}^{2^l-1} \Delta t_{ss} \left(V_{\min} + \Delta V \frac{i}{2^{l-1}} \right) \tag{1}$$

where k is the number of elements in the LFSR, V_{\min} and $V_{\min} + \Delta V$ are the delay-line supply voltages corresponding to $f_s = f_0 - BW/2$ and $f_s = f_0 + BW/2$, respectively. For effective averaging, the total period of the pseudo-random pattern T_f should exceed Δt_{avg} . For a given l, BW, m and f_0, k is obtained from (1) by setting $\Delta T_f > \Delta t_{avg}$, where the relationship between $V_{dd,dl}$ and Δt_{ss} is obtained either from simulations or experimental characterization.

The pattern generator clock is derived from the variable-frequency system clock. This implies that the time interval for each target frequency Δt_{ss} varies with the frequency itself, as shown in Section V. As a result, while the target frequency is uniformly distributed, the actual switching frequency will not be uniformly distributed in time, leading to a less than ideal spreading of the noise spectrum [19]. Excellent noise reduction can be achieved despite the deviation from a uniformly distributed frequency caused by the variable system clock rate, as demonstrated in Section V. As a result, no attempt was made to correct for this effect. If the resulting average EMI does not meet target specifications for a given application, a uniform frequency distribution can also be achieved by using a fixed frequency clock for the pattern generator derived from an additional oscillator. Alternatively, the clock divider ratio in Fig. 2 can be modified on-the-fly to account for the predictable frequency variation of clk_{sys} . Both of these options would increase the system cost and complexity.

III. COMPENSATOR DESIGN GUIDELINES

The compensation of a digitally controlled SMPS under spread spectrum operation requires special consideration due to the resulting time-varying control law. This issue does not occur with analog compensators since the controller transfer function is fixed by passive components and/or transconductances, independent of the switching frequency. The digital PID compensator, whose difference equation is given by (2), is popular for low-power designs due to its simplicity and ease of implementation

$$d[n] = d[n-1] + K_{adj} (C_0 e[n] + C_1 e[n-1] + C_2 e[n-2])$$
(2)

where d[n] is the duty cycle command, e[n] is the error signal, K_{adj} is a loop-gain adjustment coefficient and C_{0-2} are the discrete compensator coefficients. While so-called direct-digital/ nonlinear controller design is gaining popularity for improved response, analyzing the digital PID compensator using an equivalent continuous time model is more intuitive for the spread spectrum system. In the following discussion it is assumed that the digital compensator is clocked at the switching frequency f_s , which is most often the case

$$d[n] = d[n-1] + K\left(e[n] - 2r \cdot \cos\left(2\pi \frac{f_z}{f_s}\right) \\ \cdot e[n-1] + r^2 e[n-2]\right) \quad (3)$$

$$r = exp\left(-\frac{\pi f_z}{Q_z f_s}\right).\tag{4}$$

The correlation between the discrete coefficients of (2) in discrete-time and the equivalent continuous-time compensation zeroes' characteristics (Q_z and f_z) is given by (3) using the polezero matching technique, where r is given by (4).

The change in switching frequency occurs only once every $2^m > 100$ switching cycles, and therefore it is safe to assume that the system will reach steady-state within each time-slot. As a result, a separate linear model is used within each time-slot where the switching frequency is constant. The three coefficients in (2) are derived from the optimized continuous-time compensator using pole-zero matching [20]. The main focus here is the effect of varying the switching frequency on the control-loop response. Due to practical limitations in low-power designs, the digital PID compensator generally has fixed coefficients C_{0-2} , which are usually hard-coded into area efficient lookup tables [20]. From (2) and (3), it is clear that the combination of fixed coefficients C_{0-2} and variable switching frequency f_s causes an undesirable shift in f_z , resulting in imperfect cancellation of the converter's fixed frequency complex poles at $f_p = 1/(2\pi\sqrt{LC}).$

At low f_s , f_z is shifted below f_p , causing the magnitude response to increase, pushing the cross-over frequency f_c beyond the nominal value and reducing the phase-margin. The



Fig. 3. (a) Magnitude and phase of the digitally compensated system for different switching frequencies. The variation in the digital compensator clock frequency shifts the complex zero location and damping affecting system dynamics. (b) Phase-margin versus switching frequency for the digitally compensated system with an adjustable loop gain $K_{\rm adj}$.

following procedure can be used to maintain good transient response for the entire spread spectrum operating range:

- 1) C_{0-2} are chosen to place f_z just above f_p at the maximum switching frequency $f_s = f_0 + BW/2$;
- 2) $K_{\text{adj}} = (1/2)(-6 \text{ dB})$ is used for $f_s \leq f_0$ and $K_{\text{adj}} = 1$ for $f_s > f_0$ to reduce the spread in f_s/f_c .

The on-the-fly gain adjustment K_{adj} is easily achieved using a simple bit shift within the compensator based on the most significant bit of $freq_{ss}$. The frequency response of the compensated system with $V_g = 3.6$ V, $V_{out} = 1.8$ V, $L = 2 \mu$ H and $C_{out} = 4.7 \mu$ F is shown in Fig. 3(a) for switching frequencies ranging from 1.74 to 2.84 MHz. The phase-margin versus switching frequency is shown in Fig. 3(b). The use of K_{adj} allows the phase-margin to stay within an acceptable range, without sacrificing the control bandwidth f_c for high switching frequencies.



Fig. 4. Transient simulation showing the converter dynamic response for a 1–200 mA load step at three different switching frequencies. In a practical system, the slew-rate of f_s is set by the LDO settling time.

The effect of a 1–200 mA load step for three switching frequencies covering the full range was simulated using MATLAB/ Simulink to verify the system transient response, as shown in Fig. 4. The synchronous buck power-stage operation is modeled using switches having a finite on-resistance, output capacitance and body-diodes. The inductor and capacitor ESR are included in the power-stage model, as well as finite dead-time. The system damping varies with the switching frequency, as predicted by the phase-margin plot of Fig. 3(b). Clearly, increasing the relative spread BW/f_0 makes the compensator design more challenging. If the gain scaling technique described above does not result in satisfactory phase-margin due to a large BW/f_0 , a compensator with adaptive coefficients should be used, at the cost of additional silicon area.

IV. IMPLEMENTATION OF THE SPREAD SPECTRUM PROTOTYPE

A proof-of-concept prototype of the proposed spread spectrum system was implemented using a combination of off-theshelf analog ICs, a complex programmable logic device (CPLD) and a custom power-stage IC. The power-stage IC, which is fabricated in 0.6-µm CMOS technology, includes a high-speed power MOSFET half-bridge and gate-drivers. The architecture shown in Fig. 2(b) was used to accommodate an off-chip LDO IC. The LDO has an internal 1.22 V reference, V_{ldo} , and is controlled by the buffered DAC output. The buffer and potentiometer would not be required in a fully integrated implementation since the internal LDO reference could be adjusted directly. The DAC is implemented using the simple first order $\Delta\Sigma$ modulator and a first-order passive RC filter. This circuit topology operates over a wide range of input voltages, V_q and provides a low-noise supply voltage for the delay-line DPWM. The delay-line supply voltage is given by

$$V_{dd,dl} = V_{ldo} \frac{R_1 + R_2}{R_1} - V_{\text{ref}_\text{freq}} \frac{R_2}{R_1}.$$
 (5)



Fig. 5. (a) Measured variation of the switching frequency and effective duty cycle with delay-line supply voltage. (b) Frequency and corresponding time slot versus 7-b frequency target code.

V. EXPERIMENTAL RESULTS

The frequency parameters $f_0 = 2.3$ MHz, and $BW/f_0 =$ 0.48 were used in the experimental prototype. Following the procedure described in Section II, the spread spectrum system was designed with j = 10, k = 9, l = 7, m = 12, and p = 7with respect to Fig. 2(a). The frequency versus supply voltage of the 7-b DPWM block is shown in Fig. 5(a). The frequency changes from 1.74 to 2.84 MHz for a 480 mV change in $V_{dd,dl}$. The DPWM pulse width tracks the period variation, resulting in a nearly constant effective duty-cycle. The duty cycle varies by less than 0.3% over the operating range. The time slot during which the converter operates at a constant frequency, Δt_{ss} , is plotted versus the 7-b target frequency code, $freq_{ss}$, in Fig. 5(b). The Δt_{ss} ranges from 1.45 ms at the maximum switching frequency to 2.35 ms at the minimum switching frequency. This gives $\Delta T_f = 924$ ms for l = 7, k = 9 and the Δt_{ss} given in Fig. 5(b).

The DAC output and resulting delay-line supply voltage waveforms are shown in Fig. 6(a) and (b). The digitally generated pseudo-random sequence has a period of approximately 900 ms, which is very close to the $\Delta T_f = 924$ ms predicted by (1). The time-varying inductor current ripple due to spread spectrum operation is shown in Fig. 7. The reduction in efficiency with spread spectrum enabled was found to be below



Fig. 6. (a) Waveforms of the buffered DAC output (channel 2) and delay-line supply voltage (channel 1) when the system operates in spread spectrum mode. (b) The same waveforms are shown with a reduced 10 ms/div time scale and $V_{dd,dl}$ is ac-coupled.



Fig. 7. Switching node voltage and inductor current during spread spectrum operation.

0.1% with a 200 mA output current, compared to fixed frequency operation.

A current probe (TCP312+TCPA300) and spectrum analyzer (HP8591E) were used to measure the converter input current spectrum. A linear scan from 1.5 to 12 MHz was used with a



Fig. 8. (a) Averaged EMI spectrum of the input current to the dc–dc converter with fixed frequency and (b) with the spread spectrum enabled.

sweep time of 2 s, a resolution bandwidth of 9 kHz and a video bandwidth of 30 kHz. The measured input current's time-averaged spectrum with and without the spread spectrum mode enabled is shown in Fig. 8(a) and (b), respectively. Using the proposed architecture with custom designed integrated power-stage IC, the peak at f_s is reduced by 23.4 dB at a load current of 0.2 A, $V_g = 3.3$ V, $V_{out} = 1.8$ V, $L = 2 \mu$ H and $C_{out} = 4.7 \mu$ F.

VI. CONCLUSION

A spread spectrum architecture suitable for monolithic integration with advanced delay-line DPWM low-power digital controllers has been demonstrated. To reduce average EMI over a predefined digitally controllable range, the supply voltage of a DPWM is changed in a pseudo-random fashion, resulting in the change of switching frequency. Unlike with analog controllers, the compensator zeros of the proposed system are pseudo-randomly shifted as well. To minimize this effect, PID compensator design guidelines are given. The architecture is successfully verified with a digitally controlled 1.8-V, 0.5-W buck converter prototype. By changing the switching frequency

REFERENCES

- R. Erickson and D. Maksimović, Fundamentals of Power Electronics. Boston, MA: Kluwer, 2001.
- [2] K. K. Tse, H. S. H. Chung, S. Y. R. Hui, and H. C. So, "A comparative study of using random switching schemes for dc-dc converters," in *Proc. IEEE Appl. Power Electron. Conf. Expo*, 1999, vol. 1, pp. 160–166.
- [3] H. Chang, J. Rye, and K. Lee, "Suppression of harmonic spikes in switching converter output using dithered sigma-delta modulation," *IEEE Trans. Ind. Appl.*, vol. 38, no. 1, pp. 159–166, Jan./Feb. 2002.
- [4] D. Stone, B. Chambers, and D. Howe, "Random carrier frequency modulation of PWM waveforms to ease EMC problems in switched mode power supplies," in *Proc. Int. Conf. Power Electron. Drive Syst.*, 1995, vol. 1, pp. 16–21.
- [5] A. Stankovic, G. Verghese, and D. Perreault, "Analysis and synthesis of random modulation schemes for power converters," in *Proc. IEEE Power Electron. Spec. Conf.*, 1993, pp. 1068–1074.
- [6] M. Kuisma, "Variable frequency switching in power supply EMI-control: An overview," *IEEE Aerosp. Electron. Syst. Mag.*, vol. 18, no. 12, pp. 18–22, Dec. 2003.
- [7] J. Balcells, A. Santolaria, A. Orlandi, D. Gonzalez, and J. Gago, "EMI reduction in switched power converters using frequency modulation techniques," *IEEE Trans. Electromag. Compat.*, vol. 47, no. 3, pp. 569–576, Aug. 2005.
- [8] T. Regan and D. La Porte, "Easy-to-use spread spectrum clock generator reduces EMI and more," *Linear Technol. Mag.*, pp. 6–12, Feb. 2004.
- [9] J. Paramesh and A. Jouanne, "Use of sigma-delta modulation to control emi from switch-mode power supplies," *IEEE Trans. Ind. Electron.*, vol. 48, no. 1, pp. 111–117, Feb. 2001.
- [10] L. Comstock, H. Rakouth, and J. Ruiz, "Reduction in radio interference through pwm frequency dithering," in *Proc. IEEE Int. Symp. Electromag. Compat.*, 2006, vol. 3, pp. 615–619.
- [11] S. Johnson and R. Zane, "Custom spectral shaping for EMI reduction in high-frequency inverters and ballasts," *IEEE Trans. Power Electron.*, vol. 20, no. 6, pp. 1499–1505, Nov. 2005.
- [12] J. Deane and D. Hamill, "Improvement of power supply EMC by chaos," *Electron. Lett.*, vol. 32, no. 12, p. 1045, 1996.
- [13] D. Xiaoming and A. Hunag, "Current-mode variable frequency control architecture for high-current low-voltage dc-dc converters," *IEEE Trans. Power Electron.*, vol. 21, no. 4, pp. 1133–1137, Jul. 2006.
- [14] D. Zhang and D. Chen, "An experimental comparison of conducted EMI emissions between zero-voltage transition circuit and a hard switching circuit," in *Proc. IEEE Power Electron. Spec. Conf.*, 1996, pp. 1992–1997.
- [15] S. Damphousse, K. Ouici, A. Rizki, and M. Mallinson, "All digital spread spectrum clock generator for EMI reduction," *IEEE J. Solid-State Circuits*, vol. 42, no. 1, pp. 145–150, Jan. 2007.
- [16] A. Syed, E. Ahmed, and D. Maksimović, "Digital pulse width modulation architectures," in *Proc. IEEE Power Electron. Spec. Conf.*, Jul. 2004, pp. 4689–4695.
- [17] D. Johns and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997.
- [18] O. Trescases, G. Wei, and W. T. Ng, "A segmented digital pulse-width modulator with self-calibration for low-power SMPS," in *IEEE EDSSC'05 Hong Kong Tech. Dig.*, Dec. 2005, pp. 367–370.
- [19] K. Drissi, P. Luk, B. Wang, and J. Fontaine, "Effects of symmetric distribution laws on spectral power density in randomized PWM," *IEEE Power Electron. Lett.*, vol. 1, no. 2, pp. 41–44, Jun. 2003.
- [20] A. Prodić and D. Maksimović, "Design of digital PID regulator based on look-up tables for control of high-frequency dc–dc converters," in *Proc. IEEE COMPEL Conf.*, 2002, pp. 18–22.